

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Parent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1750 Alexandria, Virginia 22313-1450 www.uspip.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/720,315	11/24/2003	Hirokazu Matsuura	FUSA 20.757	4295
26304	7590 01/23/2006		EXAMINER	
KATTEN MUCHIN ROSENMAN LLP			NAMAZI, MEHDI	
• . • • • • • • • •	ON AVENUE C. NY 10022-2585		ART UNIT	PAPER NUMBER
	<b>-,</b>		2189	
			DATE MAILED: 01/23/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/720,315	MATSUURA ET AL.
Office Action Summary	Examiner	Art Unit
	Mehdi Namazi	2189
The MAILING DATE of this communication appeared for Reply	ears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be tirr rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N.  lety filed  the mailing date of this communication.  D (35 U.S.C. § 133).
Status		
Responsive to communication(s) filed on <u>24 Not</u> This action is <b>FINAL</b> . 2b) ☐ This     Since this application is in condition for allowant closed in accordance with the practice under E.	action is non-final. nce except for formal matters, pro	
Disposition of Claims		
<ul> <li>4) ☐ Claim(s) 1-9 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdraw</li> <li>5) ☐ Claim(s) is/are allowed.</li> <li>6) ☐ Claim(s) 1-9 is/are rejected.</li> <li>7) ☐ Claim(s) is/are objected to.</li> <li>8) ☐ Claim(s) are subject to restriction and/or</li> </ul>		
Application Papers		
9)☐ The specification is objected to by the Examiner 10)☒ The drawing(s) filed on 23 November 2003 is/ar Applicant may not request that any objection to the o Replacement drawing sheet(s) including the correcti .11)☐ The oath or declaration is objected to by the Examiner	re: a) $\square$ accepted or b) $\boxtimes$ object drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) ☐ Acknowledgment is made of a claim for foreign     a) ☐ All b) ☐ Some * c) ☐ None of:     1. ☐ Certified copies of the priority documents     2. ☐ Certified copies of the priority documents     3. ☐ Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive ı (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 11/24/2003.	4)  Interview Summary Paper No(s)/Mail Da 5)  Notice of Informal P 6)  Other:	

Application/Control Number: 10/720,315 Page 2

Art Unit: 2189

#### **DETAILED ACTION**

1. This office action is in response to application filed November 24, 2003.

#### Drawings

2. Figure 9 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### Claim Objections

3. Claims 1, and 9 are objected to because of the following informalities:

Claim 1, line 3, "the same" should be replaced with --same--.

Claim 1, line 4, --at a time-- should be added after "common memory" for clarity.

Claim 9, line 3, "the same" should be replaced with --same--.

Claim 9, line 4, --at a time-- should be added after "common memory" for clarity.

Appropriate correction is required.

## Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Application/Control Number: 10/720,315

Art Unit: 2189

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art, and further in view of Lin (US. Patent No. 6,622,216).

As per claims 1, 6, and 9, AAPA teaches a multiprocessor system comprising a common memory and a number of processors connected via a common bus (fig. 10, processors elements 21, common memory 23, and G bus 10 which serving as common bus), only one processor being allowed to access the same data area of said common memory wherein (page 2, line 26 "a prescribed processor is to acquire the bus-use privilege"); said common memory is provided with a number of data areas that store data and with a control information area that stores control information indicating whether each of the data areas is in use (fig. 10 common memory 23 has been divided into plurality of data storage sections and a control information area "semf" for storing control information); each processor is provided with a storage unit equivalent to the common memory and with an access controller (page 2, lines 26-39); and access controller of a processor that does not have access privilege monitors data and addresses that flow on the common bus (page 2, line 26; "a prescribed processor is to acquire the bus-use privilege").

As per claims 1, 6, and 9, AAPA teaches the claimed invention, but fails to teach processors without access to common memory monitor data and addresses that flow on the common bus, accepts data written to said common memory and data read from said common memory and stores this data in the storage unit within its own processor.

Application/Control Number: 10/720,315

Art Unit: 2189

Lin teaches bus snooping for cache coherency in order to maintain coherency between information stored in the main memory and copies of the information stored in one or more cache memories (col. 1, lines 34-36).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention to modify the work of AAPA, because Lin teaches bus snooping for cache coherency in order to maintain coherency between information stored in the main memory and copies of the information stored in one or more cache memories (col. 1, lines 34-36).

As per claims 2, and 7, AAPA teaches identical addresses are allocated to address spaces of the storage unit of each processor and of the common memory (page 6, lines 5-40, controller 22 sends the read access to the common bus 10 and waits for common memory card CM to send back the result of acquisition of semf-a, if the semf-a is in use by CPU #0 than it sends back a signal that it is busy by another processor), and the access controller of the processor that does not have access privilege writes data on the common bus to a storage area of a storage unit designed by an address on the common bus (page 6, lines 5-40, since the processor #1 has send the access information to common bus, if the semf-a is busy the access information remains on the bus to snoop data read by processor #0).

As per claims 3, and 8, AAPA teaches when access to a prescribed data area in said common memory is requested by a host apparatus, the access controller of each processor reads control information corresponding to this data area in said storage unit

Art Unit: 2189

determines whether another processor is busy and if another processor is busy, inputs result of the determination to the host apparatus without accessing said common memory (pages 6-7, lines 27-3).

As per claim 4, AAPA teaches when read-out of data from a prescribed data area in said common memory is commanded by a host apparatus, said data area in said storage unit is valid, then the access controller of a processor that has access privilege reads data from this data area and inputs the data to the host apparatus (pages 3-4, lines 35-26).

As per claim 5, AAPA teaches writing of data to a prescribed data wherein when area in said common memory is commanded by the host apparatus, the access controller of a processor that has access privilege writes data to a data area of said storage unit and sends this data as well as an address corresponding to this data area to the common bus (pages 4-5, lines 23-8).

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is 571-272-4209. The examiner can normally be reached on Monday-Friday 8:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Page 6 Application/Control Number: 10/720,315

Art Unit: 2189

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). Mars Padmanth

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER